



Z6AAGH3SAAA-QE

16 GB, 1Rx8 288-Pin DDR5-5600 UDIMM

Data Sheet

**2023.06
Rev.01**

16 GB DDR5 SDRAM UDIMM Specification

Specifications

Max. Speed; CAS Latency	DDR5-5600@CL=46
Row Cycle Time (tRCmin)	48 ns
Min. RAS-CAS-Delay (tRCD)	16 ns
Min. Row Precharge Time (tRP)	16 ns
Row Active Time (tRASmin)	32 ns
CL-tRCD-tRP	46-45-45
Operating Temperature	0 °C to +85 °C
Storage Temperature (T _{STG})	-55 °C to 100 °C

Features

- 288-pin, unbuffered dual in-line memory module (UDIMM)
- 1Rx8 memory module (1 rank of x8 DDR5 SDRAMs)
- Power supply:
 - Vin_Bulk = 5V
 - VDD = VDDQ = 1.1 V (-33mV / +66mV)
 - VPP = 1.8V (-125mV / +250mV)
 - VDDSPD = 1.8V (1.7V to 1.98V)
- VrefDQ / VrefCA / VrefCS Training
- BL16, BC8 OTF, BL32, BL32 OTF supported
- On-DIMM SPD EEPROM with hub function and integrated temperature sensor (TS)
- On-DIMM Power management integrated circuit (PMIC)
- 32 internal banks; 8 groups of 4 banks each
- ZQ Calibration
- Gold edge contacts
- Fly-by topology
- Terminated control command and address bus
- PCB Height: 1.23" (31.25 mm)



Ordering Information

<i>Part Number</i>	<i>Module Density</i>	<i>Configuration</i>	<i>Speed Bin (CL-nRCD-nRP)</i>	<i>Operating Temperature</i>	<i>Storage Temperature</i>
Z6AAGH3SAAA-QE	16 GB	2G × 64 (2Gx8 1Rank)	DDR5-5600 (46-45-45)	0°C~85 °C	-55 °C ~100 °C

Address Format

<i>DIMM Density</i>	<i>Row address</i>	<i>Column address</i>	<i>Device bank group address</i>	<i>Device bank address per group</i>	<i>Device configuration</i>	<i>Device Quantity</i>
16 GB(1Rx8,X64)	64K A[15:0]	1K A[9:0]	8 BG[2:0]	4 BA[1:0]	16Gb(2Gx8)	8

Pin Configurations

288-Pin DDR5 UDIMM Front							
Pin#	Symbol	Pin#	Symbol	Pin#	Symbol	Pin#	Symbol
1	VIN_BULK	37	DQ20_A	73	CK0_A_c	109	Vss
2	RFU	38	Vss	74	Vss	110	DQ5_B
3	RFU	39	DQ21_A	75	RFU	111	Vss
4	HSCL	40	Vss	76	RFU	112	DQ8_B
5	HSDA	41	DQ24_A	77	Vss	113	Vss
6	Vss	42	Vss	78	CK0_B_t	114	DQ9_B
7	RFU	43	DQ25_A	79	CK0_B_c	115	Vss
8	Vss	44	Vss	80	Vss	116	DM1_B_n
9	DQ0_A	45	DM3_A_n	81	RFU	117	Vss
10	Vss	46	Vss	82	CA12_B	118	DQ12_B
11	DQ1_A	47	DQ28_A	83	Vss	119	Vss
12	Vss	48	Vss	84	CA10_B	120	DQ13_B
13	DQS0_A_c	49	DQ29_A	85	CA8_B	121	Vss
14	DQS0_A_t	50	Vss	86	Vss	122	DQ16_B
15	Vss	51	CB0_A	87	CA6_B	123	Vss
16	DQ4_A	52	Vss	88	CA4_B	124	DQ17_B
17	Vss	53	CB1_A	89	Vss	125	Vss
18	DQ5_A	54	Vss	90	CA2_B	126	DQS2_B_c
19	Vss	55	DQS4_A_c	91	CA0_B	127	DQS2_B_t
20	DQ8_A	56	DQS4_A_t	92	Vss	128	Vss
21	Vss	57	Vss	93	CS0_B_n	129	DQ20_B
22	DQ9_A	58	CS0_A_n	94	Vss	130	Vss
23	Vss	59	Vss	95	RESET_n	131	DQ21_B
24	DM1_A_n	60	CA0_A	96	Vss	132	Vss
25	Vss	61	CA2_A	97	CB0_B	133	DQ24_B
26	DQ12_A	62	Vss	98	Vss	134	Vss
27	Vss	63	CA4_n	99	CB1_B	135	D125_B
28	DQ13_A	64	CA6_A	100	Vss	136	Vss
29	Vss	65	Vss	101	DQ0_B	137	DM3_B_n
30	DQ16_A	66	CA8_A	102	Vss	138	Vss
31	Vss	67	CA10_A	103	DQ1_B	139	DQ28_B
32	DQ17_A	68	Vss	104	Vss	140	Vss
33	Vss	69	CA12_A	105	DQS0_B_c	141	DQ29_B
34	DQS2_A_c	70	RFU	106	QS0_B_t	142	Vss
35	DQS2_A_t	71	Vss	107	Vss	143	RFU
36	Vss	72	CK0_A_t	108	DQ4_B	144	RFU

288-Pin DDR5 UDIMM Front							
Pin#	Symbol	Pin#	Symbol	Pin#	Symbol	Pin#	Symbol
145	VIN_BULK	181	DQ22_A	217	CK1_A_c	253	Vss
146	VIN_BULK	182	Vss	218	Vss	254	DQ7_B
147	PWR_GOOD	183	DQ23_A	219	RFU	255	Vss
148	HAS	184	Vss	220	RFU	256	DQ10_B
149	RFU	185	DQ26_A	221	Vss	257	Vss
150	Vss	186	Vss	222	CK1_B_t	258	DQ11_B
151	PWR_EN	187	DQ27_A	223	CK1_B_c	259	Vss
152	RFU	188	Vss	224	Vss	260	DQS1_B_c
153	Vss	189	DQS3_A_c	225	RFU	261	DQS1_B_t
154	DQ2_A	190	DQS3_A_t	226	RFU	262	Vss
155	Vss	191	Vss	227	Vss	263	DQ14_B
156	DQ3_A	192	DQ30_A	228	CA11_B_t	264	Vss
157	Vss	193	Vss	229	CA11_B_c	265	DQ15_B
158	DM0_A_n	194	DQ31_A	230	Vss	266	Vss
159	Vss	195	Vss	231	CA7_B	267	DQ18_B
160	DQ6_A	196	CB2_A	232	CA5_B	268	Vss
161	Vss	197	Vss	233	Vss	269	DQ19_B
162	DQ7_A	198	CB3_A	234	CA3_B	270	Vss
163	Vss	199	Vss	235	CA1_B	271	DM2_B_n
164	DQ10_A	200	ALERT_n	236	Vss	272	Vss
165	Vss	201	Vss	237	CS1_B_n	273	DQ22_B
166	DQ11_A	202	CS1_A_n	238	Vss	274	Vss
167	Vss	203	Vss	239	DQS4_B_c	275	DQ23_B
168	DQS1_A_c	204	CA1_A	240	DQS4_B_t	276	Vss
169	DQS1_A_t	205	CA3_A	241	Vss	277	DQ26_B
170	Vss	206	Vss	242	CB2_B	278	Vss
171	DQ14_A	207	CA5_A	243	Vss	279	DQ27_B
172	Vss	208	CA7_A	244	CB3_B	280	Vss
173	DQ15_A	209	Vss	245	Vss	281	DQS3_B_c
174	Vss	210	CA9_A	246	DQ2_B	282	DQS3_B_t
175	DQ18_A	211	CA11_A	247	Vss	283	Vss
176	Vss	212	Vss	248	DQ3_B	284	DQ30_B
177	DQ19_A	213	RFU	249	Vss	285	Vss
178	Vss	214	RFU	250	DM0_B_n	286	DQ31_B
179	DM2_A_n	215	Vss	251	Vss	287	Vss
180	Vss	216	CK1_A_t	252	DQ6_B	288	RFU

Pin Descriptions

Symbol	Type	Function
CKx_t, CKx_c,	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CA0_A - CA6_A, CA0_B - CA6_B	Input	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi cycle, the pins may not be interchanged between devices on the same bus.
CS0_A_n - CS1_A_n, CS0_B_n - CS1_B_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS_n is also used to enter and exit the parts from power down modes.
DQ0_A - DQ31_A, DQ0_B - DQ31_B	Input	Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst.
CB0_A - CB3_A, CB0_B - CB3_B	Input	DIMM ECC check bits
DQS0_A_t - DQS4_A_t DQS0_A_c - DQS4_A_c DQS0_B_t - DQS4_B_t DQS0_B_c - DQS4_B_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. DDR5 SDRAM supports differential data strobe only and does not support single-ended
DM0_A_n-DM3_A_n, DM0_B_n-DM3_B_n	Input	Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5]=1. DM is not supported for x4 device.
LBDQ	Output	Loopback Data Output: The Output of this device on the Loopback Output Select defined in MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0]
LBDQS	Output	Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0]
ALERT_n	Input/ Output	Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to VDDQ on board.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDDQ,
HSCL	Input	Host SidebandBus bus clock, supplied by the master.
HSDA	Input/ Output	Host SidebandBus data, connected from the master to bubs or host bus client devices.
HSA	Input	Host SidebandBus bus device ID address pin; input to a hub or other client device to distinguish between identical devices in the I3C Basic address range.
RFU		Reserved for Future Use. No on DIMM electrical connection is present.

Symbol	Type	Function
PWR_EN	Input	PMIC Enable. When this pin is high, the PMIC turns on the regulator. When this pin is low, the PMIC turns off the regulator. This pin shall not be left floating. If it is not used, it shall be tied to GND.
PWR_GOOD	Input/ Output	Power good indicator. Open Drain output. The PMIC floats this pin high when VIN_Bulk input supply as well as enabled output buck regulators and all LDO regulator tolerance threshold is maintained as configured in appropriate register. The PMIC drives this pin low when VIN_Bulk input goes below the threshold or configured in the appropriate register or and LDO output regulator exceeds the threshold tolerance. Input: The PMIC disables its output regulators when this pin is low. The LDO outputs shall remain on.
VIN_BULK	Supply	5V power input supply to the PMIC for analog circuits.
VSS	Supply	Ground
NC		No connect: No internal electrical connection is present.
NF		No function: May have internal connection present, but has no function.

General Description

High-speed DDR5 SDRAM modules use DDR5 SDRAM devices with four or eight internal memory bank groups. DDR5 SDRAM modules benefit from DDR5 SDRAM's use of a 16n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR5 SDRAM effectively consists of a single 16n-bit-wide, eight-clock data transfer at the internal DRAM core and sixteen corresponding n-bit-wide, one-half-clockcycle data transfers at the I/O pins.

DDR5 modules use two sets of differential signals (DQS_t and DQS_c) to capture data, and CK_t and CK_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Power Management Integrated Circuit Operation

The power management integrated circuit (PMIC) is new for DDR5. For UDIMMs, JEDEC defines PMIC5100. This operation converts a 5V supply into regulated values for components on the module. The PMIC allows the host to monitor voltage and current via the sideband channel.

The PMIC5100 has one 5V nominal supply input pin from the card edge through VIN_Bulk. The PMIC has the ability to regulate lower voltages to the HUB which allows external access to read/configure this device prior to the VR ENABLE command. The VIN_Bulk supply, after the VR ENABLE command, will supply all regulated voltages to the PMIC and DRAM. By default, the PMIC powers up in I2C mode, and the host can reconfigure to support I3C-basic if needed.

SPD EEPROM HUB Operation


DDR5 SDRAM modules incorporate an SPD EEPROM with hub function with integrated thermal sensor (TS). The SPD data is stored in a 1024-byte including 16 blocks (64 bytes per block), and each block may optionally be write-protected via software command.

The EEPROM resides on a two-wire I3C serial interface, which is also compatible with legacy I2C interface and is not integrated with the memory bus in any manner. It operates as an initiator/target device in the I3C-basic protocol, with all operations synchronized by the serial clock. Transfer rates of up to 12.5 MHz are achievable at 1.0V (NOM). The first 640 bytes are programmed by Zentel for DIMM parameters related usage. The remaining 384 bytes are available for the end user.



Zentel implements reversible software write protection on DDR5 SDRAM-based modules. This prevents the lower 640 bytes (bytes 0 to 639) from being inadvertently programmed or corrupted. The upper 384 bytes remain available for customer use and are unprotected

Function Block Diagram

Channel A



Channel B



Note : ZQ resistors are 240 $\Omega \pm 1\%$.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Note
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.4	V	1)
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.4	V	1)
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 2.1	V	3)
V _{IN} , V _{OUT}	Voltage on any pin except VREFCA relative to Vss	-0.3 ~ 1.4	V	1)
T _{STG}	Storage Temperature	-50 to +100	°C	1),2)

Note:

- Stresses greater than those listed in this table may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, refer to JESD51-2 standard.
- VPP must be equal or greater than VDD /VDDQ at all times during power on and operation of DRAM device.

DRAM Component Operating Temperature Range

Symbol	Parameter	Rating		Units	Grade	Note
		Min	Max			
TOPER_NORMAL	Normal Operating Temperature	0	85	°C	NT	1),2),3),4)
TOPER_EXTENDED	Extended Operating Temperature	0	95	°C	XT	1),2),3),4)

Notes:

- All operating temperature symbols, ranges, acronyms from JESD402-1.
- Operating Temperature is the case surface temperature on the center / top side of the DRAM. For the measurement conditions, refer to JESD51-2.
- All devices are required to operate in NT and XT temperature ranges.
- When operating above 85°C, the host shall provide appropriate refresh mode controls associated with increased temperature range. The full description of these settings are defined in the tREFI parameters for REFab and REFsb command by device density table in the Refresh operations section (DRAM datasheet)

Operating Conditions

Recommended DC Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Host Supply Voltage	VIN_BULK	4.25	5.0	5.5	V	
PMIC Output Supply Voltage	V _{DD}	1.067	1.1	1.166	V	1,2,3
PMIC Output Supply Voltage	V _{DDQ}	1.067	1.1	1.166	V	1,2,3
PMIC Output Supply Voltage	V _{PP}	1.746	1.8	1.908	V	3
PMIC Output Supply Voltage	VDDSPD	1.7	1.8	1.98	V	

Notes:

1. VDD must be within 66mv of VDDQ
2. AC parameters are measured with VDD and VDDQ tied together.
3. This includes all voltage noise from DC to 2 MHz at the DRAM package ball.

IDD/IPP Specifications and Conditions

Symbol	Description
IDD0	Operating One Bank Active-Precharge Current External clock: On; tCK, nRC, nRAS, nRP, nRRD: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to Table 302; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ0	Operating One Bank Active-Precharge IDDQ Current Same condition with IDD0, however measuring IDDQ current instead of IDD current
IPPO	Operating One Bank Active-Precharge IPP Current Same condition with IDD0, however measuring IPP current instead of IDD current
IDD0F	Operating Four Bank Active-Precharge Current External clock: On; tCK, nRC, nRAS, nRP, nRRD: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between ACT and PRE; CA Inputs: partially toggling according to; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with four bank active at a time;; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ0F	Operating Four Bank Active-Precharge IDDQ Current Same condition with IDD0F, however measuring IDDQ current instead of IDD current
IPP0F	Operating Four Bank Active-Precharge IPP Current Same condition with IDD0F, however measuring IPP current instead of IDD current
IDD2N	Precharge Standby Current External clock: On; tCK: refer to Chapter 13.3 Timing Parameters by Speed Grade; CS_n: stable at 1; CA Inputs: partially toggling according to Table 304; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ2N	Precharge Standby IDDQ Current Same condition with IDD2N, however measuring IDDQ current instead of IDD current
IPP2N	Precharge Standby IPP Current Same condition with IDD2N, however measuring IPP current instead of IDD current
IDD2NT	Precharge Standby Non-Target Command Current External clock: On; tCK: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between WRITE commands; CS_n, CA Inputs: partially toggling according to Table 305; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ2NT (Optional)	Precharge Standby Non-Target Command IDDQ Current Same condition with IDD2NT, however measuring IDDQ current instead of IDD current
IPP2NT (Optional)	Precharge Standby Non-Target Command IPP Current Same condition with IDD2NT, however measuring IPP current instead of IDD current
IDD2P	Precharge Power-Down Device in Precharge Power-Down, External clock: On; tCK: refer to Chapter 13.3 Timing Parameters by Speed Grade; CS_n: stable at 1 after Power Down Entry command; CA Inputs: stable at 1; CA11=H during the PDE command; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ2P	Precharge Power-Down Same condition with IDD2P, however measuring IDDQ current instead of IDD current
IPP2P	Precharge Power-Down Same condition with IDD2P, however measuring IPP current instead of IDD current
IDD3N	Active Standby Current

	External clock: On; tCK: refer to Chapter 13.3 Timing Parameters by Speed Grade; CS_n: stable at 1; CA Inputs: partially toggling according to; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ3N	Active Standby IDDQ Current Same condition with IDD3N, however measuring IDDQ current instead of IDD current
IPP3N	Active Standby IPP Current Same condition with IDD3N, however measuring IPP current instead of IDD current
IDD3P	Active Power-Down Current Device in Active Power-Down, External clock: On; tCK: refer to Chapter 13.3 Timing Parameters by Speed Grade; CS_n: stable at 1 after Power Down Entry command; CA Inputs: stable at 1; CA11=H during the PDE command; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ3P	Active Power-Down IDDQ Current Same condition with IDD3P, however measuring IDDQ current instead of IDD current
IPP3P	Active Power-Down IPP Current Same condition with IDD3P, however measuring IPP current instead of IDD current
IDD4R	Operating Burst Read Current External clock: On; tCK, nCCD_S, CL: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between RD; CA Inputs: partially toggling according to Table 306 ; Data IO: seamless read data burst with different data between one burst and the next one according to Table 306 ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDD4RC	Operating Burst Read Current with Read CRC Read CRC enabled⁴. Other conditions: see IDD4R
IDDQ4R	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IPP4R	Operating Burst Read IPP Current Same condition with IDD4R, however measuring IPP current instead of IDD current
IDD4W	Operating Burst Write Current External clock: On; tCK, nCCD_S, WR, CL: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between WR; CA Inputs: partially toggling according to Table 307 ; Data IO: seamless write data burst with different data between one burst and the next one according to Table 307 ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled³. Other conditions: see IDD4W
IDDQ4W	Operating Burst Write IDDQ Current Same condition with IDD4W, however measuring IDDQ current instead of IDD current
IPP4W	Operating Burst Write IPP Current Same condition with IDD4W, however measuring IPP current instead of IDD current
IDD5B	Burst Refresh Current (Normal Refresh Mode) External clock: On; tCK, nRFC1: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between REF; CA Inputs: partially toggling according to Table 308 ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC1; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ5B	Burst Refresh IDDQ Current (Normal Refresh Mode) Same condition with IDD5B, however measuring IDDQ current instead of IDD current
IPP5B	Burst Refresh IPP Current (Normal Refresh Mode) Same condition with IDD5B, however measuring IPP current instead of IDD current
IDD5F	Burst Refresh Current (Fine Granularity Refresh Mode) tRFC=tRFC2, Other conditions: see IDD5B
IDDQ5F	Burst Refresh IDDQPP Current (Fine Granularity Refresh Mode) Same condition with IDD5F, however measuring IDDQ current instead of IDD current

IPP5F	Burst Refresh IPP Current (Fine Granularity Refresh Mode) Same condition with IDD5F, however measuring IPP current instead of IDD current
IDD5C	Burst Refresh Current (Same Bank Refresh Mode) External clock: On; tCK, nRFCsb: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between REF; CA Inputs: partially toggling according to Table 309; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFCsb; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ5C	Burst Refresh IDDQPP Current (Same Bank Refresh Mode) Same condition with IDD5C, however measuring IDDQ current instead of IDD current
IPP5C	Burst Refresh IPP Current (Same Bank Refresh Mode) Same condition with IDD5C, however measuring IPP current instead of IDD current
IDD6N	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n#: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: All ODT disabled in MR32-MR35;
IDDQ6N	Self Refresh IDDQ Current: Normal Temperature Range Same condition with IDD6N, however measuring IDDQ current instead of IDD current
IPP6N	Self Refresh IPP Current: Normal Temperature Range Same condition with IDD6N, however measuring IPP current instead of IDD current
IDD6E	Self Refresh Current: Extended Temperature Range¹ TCASE: 85 - 95 °C; Extended ⁴ ; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ²
IDDQ6E	Self Refresh IDDQ Current: Extended Temperature Range Same condition with IDD6E, however measuring IDDQ current instead of IDD current
IPP6E	Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E, however measuring IPP current instead of IDD current
IDD7	Operating Bank Interleave Read Current External clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n: High between ACT and RDA; CA Inputs: partially toggling according to Table 311; Data IO: read data bursts with different data between one burst and the next one according to; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing;; Output Buffer and RTT: Enabled in Mode Registers ² ;
IDDQ7	Operating Bank Interleave Read IDDQ Current Same condition with IDD7, however measuring IDDQ current instead of IDD current
IPP7	Operating Bank Interleave Read IPP Current Same condition with IDD7, however measuring IPP current instead of IDD current
IDD8	Maximum Power Saving Deep Power Down Current External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: refer to Chapter 13.3 Timing Parameters by Speed Grade; BL: 16 ¹ ; CS_n#: low; CA: High; DM_n: stable at 1; Bank Activity: All banks closed and device in MPSM deep power down mode ⁵ ; Output Buffer and RTT: Enabled in Mode Registers ² ; Patterns Details: same as IDD6N but MPSM is enabled in mode register.
IDDQ8	Maximum Power Saving Deep Power Down IDDQ Current Same condition with IDD8, however measuring IDDQ current instead of IDD current
IPP8	Maximum Power Saving Deep Power Down IPP Current Same condition with IDD8, however measuring IPP current instead of IDD current
IDD9 (Optional)	MBIST Current

	Device in MBIST mode, External clock: On; CS_n: Stable at 1 after MBIST entry; CA Inputs: stable at 1; Data IO: VDDQ; Bank Activity: MBIST operation; Output Buffer and RTT: Enabled in Mode Registers²;
IDDQ9 (Optional)	MBIST IDDQ Current Same condition with IDD9, however measuring IDDQ current instead of IDD current
IPP9 (Optional)	MBIST IPP Current Same condition with IDD9, however measuring IPP current instead of IDD current

Notes:

- Burst Length: BL16 fixed by MR0 OP[1:0]=00.
- Output Buffer Enable
 - set MR5 OP[0] = 0 : Qoff = Output buffer enabled
 - set MR5 OP[2:1] = 00: Pull-Up Output Driver Impedance Control = RZQ/7
 - set MR5 OP[7:6] = 00: Pull-Down Output Driver Impedance Control = RZQ/7
- RTT_Nom enable
 - set MR35 OP[5:0] = 110110: RTT_NOM_WR = RTT_NOM_RD = RZQ/6 RTT_WR enable
 - set MR34 OP[5:3] = 010 RTT_WR = RZQ/2
- CA/CS/CK ODT, DQS_RTT_PART, and RTT_PARK disable
 - set MR32 OP[5:0] = 000000
 - set/MR33 OP[5:0] = 000000
 - set MR34 OP[2:0] = 000
- WRITE CRC enabled
 - set MR50 OP[2:1] = 11
- Read CRC enabled
 - set MR50:OP[0]=1
- MPSM Deep Power Down Mode
 - set MR2:OP[3]=1 if PDA Enumerate ID not equal to 15
 - set MR2:OP[5]=1 if PDA Enumerate ID equal to 15

I_{DD} Specification

Product Type	Z6AAGH3SAAA-QE	Unit	Note
Organization	16 GB		
	1 Rank (X8)		
	X64		
Symbol	Current		
IDD0	502.4	mA	
IDD0F	776	mA	
IDD2N	408	mA	
IDD2NT	656.8	mA	
IDD2P	344.8	mA	
IDD3N	960	mA	
IDD3P	896	mA	
IDD4R	2201.6	mA	
IDD4RC	2144	mA	
IDD4W	2504	mA	
IDD4WC	2440	mA	
IDD5B	1832	mA	
IDD5F	1717.6	mA	
IDD5FC	856	mA	
IDD6E	410.4	mA	
IDD7	2496	mA	
IDD8	208	mA	
IDD9	1507.2	mA	

IPP Specification

Product Type	Z6AAGH3SAAA-QE	Unit	Note
Organization	16 GB		
	1 Rank (X8)		
	X64		
Symbol	Current		
IPP0	55.2	mA	
IPP0F	112	mA	
IPP2N	32	mA	
IPP2NT	32	mA	
IPP2P	28	mA	
IPP3N	119.2	mA	
IPP3P	110.4	mA	
IPP4R	144	mA	
IPP4W	164.8	mA	
IPP5B	360	mA	
IPP5F	360	mA	
IPP5C	360	mA	
IPP6E	68	mA	
IPP7	422.4	mA	
IPP8	28	mA	
IPP9	240	mA	



Change History			
Document No.: DSZ6AAGH3SAAAZF.(Rev.#)			
Rev. #	Who	When	What
01	Rik	2023-06-07	Initial version